56 |
Entgegengehaltene Nichtpatentliteratur/Zitate, vom Anmelder genannt |
CTNP |
Gattiker, Anne et al., "Using Well/Substate Bias Manipulation to Enhance Voltage-Test-Based Defect Detection", 2011 IEEE International Test Conference (ITC), Sep. 20-22, 2011, pp. 1-6. 1; Ghosh, Amlan et al., "Slew-Rate Monitoring Circuit for On-Chip Process Variation Detection", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Nov. 15, 2012, pp. 1-10. 1; Ono, Goichi et al., "Threshold-Voltage Balance for Minimum Supply Operation", IEEE Journal of Solid-State Circuits, vol. 38, No. 5, May 2003, pp. 830-833. 1; PCT International Search Report and Written Opinion, PCT International Application No. PCT/EP2014/054229, dated Jun. 5, 2014. 1; Pu, Yu et al., "Vt Balancing and Device Sizing Towards High Yield of Sub-Threshold Static Logic Gates", Proc. ISLPED, Aug. 27-29, 2007, pp. 355-358. 1
|